If PCB board size is my constraint ....and I have designed my circuit ...
1. How to optimize the layout of design for smaller space? 2. How to run simulations if any to do intelligent SI test?
Does packages by Cadence, Mentor support this kind of optimisation of layout?
Remarkable.It help me a lot. Thank you.
Perfect post that I need. Enjoy reading it.
My friends and I have learned a lot with your post. And we will keep on following you for the further study.Hope your next article will come soon.