Thank you very much for your valuable suggestion! We will solve it as soon as possible!

PCB Industry Information

Group Administrators: 1 | Group Member: 148 | Group Threads: 373

This Group provides continually the latest information on the most recent trends, forecasts and analysis in the printed circuit board space.

Community > Groups > PCB Industry Information > TSMC Reveals First 40-nm Process
TSMC Reveals First 40-nm Process
Alternate Text 1K+
Alternate Text 4
Alternate Text 311


Earlier this spring, Taiwan Semiconductor Manufacturing Company (TSMC) revealed its 40-nm semiconductor process technology. Its portfolio includes embedded DRAM, mixed-signal, RF, and multi-project wafer (MPW) prototyping. The process improves gate density by a factor of 2.35 over 65 nm. It also reduces active power usage up to 15% over 45 nm and provides the smallest SRAM cell size and macro size in the industry, according to the company. The process is available in both general-purpose and low-power versions. Companies that choose TSMC as a manufacturing partner receive full design services plus a design ecosystem that provides verified thirdparty IP, third-party EDA tools, and TSMC-generated Spice models and IP. TSMC expects the first wafers to show up in the second quarter.
Statement: This post is only the personal view of the author and does not represent the opinions of


An interesting post.


Your article answered all my puzzles.




Many thanks. Your idea is very valuable. Will certainly share this post with my pals.

Hot Threads

New Threads