I am looking for some design guidelines (length, width, spacing) for solder thieves which are placed behind trailing pins of wave soldered SOICs. I'd appreciate it if some one could direct me to the appropriate reference. Also, has any one performed any experiments to determine the optimal solder thief design? Thanks for the help.
Great thanks for your helpful info. Really useful.
Nice content you’ve posted in here
Your post answered my questions. Thanks a lot.