ALLPCB
Power Challenges and Low-Power Design in ICs
Explore low-power IC design: dynamic vs static power, clock gating, voltage scaling, power switching, DVFS, multi-Vt and multi-voltage techniques.
Overview of Chip Packaging Technologies
Semiconductor packaging guide: wire bonding, flip-chip, FOWLP, 2D/2.5D/3D multi-die, interposers, EMIB and FOCoS trade-offs
IC Design Flow and Tools Overview
Overview of IC design flow, covering front-end and back-end processes, tools, and key steps like HDL coding and physical verification.
Understanding Power Consumption and Reduction Techniques
Explore chip power consumption, dynamic vs static power, and common digital IC techniques: clock/power gating, DVFS, multi-Vt and well biasing.
IC design market slows; TSMC offers discounts on mature nodes
TSMC offers modest discounts on mature nodes as foundries cut prices; IC designers’ margins may be bottoming amid weak demand and inventory recovery.
Differences Between Pre- and Post-Layout Simulation in IC Design
Compare pre-simulation vs post-simulation in IC design: functional vs timing verification, parasitics, placement, and simulation trade-offs.
Advanced Chip Design: Understanding Low Power
Explore low-power SoC design: techniques, dynamic vs static power, leakage, and subsystem impacts to extend battery life and reduce cost.
Integrated On-Chip Technologies Explained
Explore electronic system integration: on chip (FEOL/BEOL), in package (SiP, RDL, TSV) and PCB integration from transistors to assemblies.
Understanding SpyGlass CDC Flow for Chip Design
Learn CDC challenges, SpyGlass CDC analysis and best practices for detecting clock-domain crossing issues in complex SoC RTL designs.
Clock Gating Implementation in IC Design
Technical overview of clock gating and ICG behavior, coding styles and how synthesis treats registers by data width and grouping (examples: 3-bit vs 7-bit).